Urolagin, Siddhaling and Prema, K.V. and Reddy, N.V. Subba (2007) UNSPECIFIED In: International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007), Sivakasi, Tamil Nadu, India.
Full text not available from this repository.
Official URL: https://doi.org/10.1109/ICCIMA.2007.23
Abstract
Fast real-time CAVLC decoder (CAVLD) architecture implemented in FPGA. Utilizes pipelining between sub-modules and multi-syntax decoding. Integrated with H264 decoder, achieves 30fps for 1080p at 200 Mbps bit rate with 74.25 MHz clock. Critical path within 10.5 ns. © 2007 IEEE. © 2008 Elsevier B.V., All rights reserved.
| Item Type: | Conference or Workshop Item (Paper) |
|---|---|
| Subjects: | Computer Science > General Computer Science Computer Science > Media Technology Engineering > Electrical and Electronic Engineering |
| Divisions: | Medicine > Aarupadai Veedu Medical College and Hospital, Puducherry, India > Pharmacology |
| Depositing User: | Unnamed user with email techsupport@mosys.org |
| Last Modified: | 10 Dec 2025 07:08 |
| URI: | https://ir.vmrfdu.edu.in/id/eprint/4403 |
Dimensions
Dimensions